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Planar approximation for the least reliable bit
log-likelihood ratio of 8-PSK modulation
W.H. Thesling, F.Xiong and M.J. Vanderaar

Abstract: The optimum decoding of component codes in block coded modulation (BCM) schemes
requires the use of the log-likelihood ratio (LLR) as the signal metric. An approximation to the LLR
for the least reliable bit (LRB) in an 8-PSK modulation based on planar equations with fixed-point
arithmetic is developed that is both accurate and easily realisable for practical BCM schemes.
Through an error power analysis and an example simulation it is shown that the approximation
results in less than 0.06dB in degradation over the exact expression at an E/No of IOdB. It is also
shown that the approximation can be realised in combinatorial logic using roughly 7300 transistors.
This compares favourably to a look-up table approach in typical systems.
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Introduction

Combined modulation and coding is an efficient method of
conveying information through power and bandwidth lim
ited channels. Imai and Hirakawa's multilevel coded modu
lation schemes (MLCM) [I], also called block-coded
modulation (BCM), can achieve trellis-coded modulation
(TCM) performance in a block structure. They can be an
alternative to TCM in systems where a block format, code
flexibility, and decoding speed are important. Though a
BCM scheme is generally not maximum likelihood (ML),
its structure can offer more coding for less complexity than
TCM in some systems, such as in packet switched systems.
The BCM structure applies individual codes for each bit
in a modulated symbol. These component codes are
denoted Co, CI, ..., Cn-I where n is the number of bits in the
symbol. Each component code can be a block or convolu
tional code, and they can be decoded with or without chan
nel information. The error correcting capability of the ith
component code is chosen in accordance with the channel
bit error probability associated with the ith (i = 0, I, ..., n I) bit in the modulated symbol as well as taking into
account information provided by the decoder from the (i I)th level. Usually the overall goal is to 'balance' the system
by obtaining approximately the same decoded error proba
bility for each level of decoded bits.
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The associated encoder and decoder structures are illus
trated in Figs. 1 and 2, where the bottom code Co is for the
least significant bit (LSB) and the top code C2 is for the
most significant bit (MSB). As will be seen shortly, the LSB
is also the least reliable bit (LRB). To obtain a benefit from
multistage decoding the LSB in the constellation must
alternate between binary 0 and 1 as the symbols are defined
from 0 to h/8 radians [2]. A mapping that fits this criterion
is shown in Fig. 3. Each symbol is defined to have a power
normalised to 1.
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In applications such as satellite and mobile communica
tions the digital modulation format 8-PSK is one emerging
as a practical choice in bandwidth- and power-limited situ
ations. One example of BCM applied to 8-PSK uses three
component codes, one for each bit in an 8-PSK symbol.

: decoder CO

Fig.2
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Genera18-PSK multilevel/multi~tage decoder/demodulator

Multistage decoding requires that the bottom code Co be
decoded first. The signal metric for maximum likelihood
decoding (MLD) for this code with the given constellation
assignment is the log-likelihood ratio (LLR) [3, 4]. In 8
PSK, the LLR of the rightmost bit or the least reliable bit
(LRB) being a binary 0 can be expressed as
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LLR(I, Q) = In i=o,;ven

L
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e-(E,INu)d;

(1)

reason a look-up table (LUT) approach is used in which
the values of the LLR at a particular E/No are calculated
off-line and stored in dedicated memory. This LUT
approach is commonly used for branch metrics in TCM
decoders.
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8-PSK constellation

where E s is the energy per symbol, No is the single-sided
noise power spectral density, and di is the distance from the
(I, Q) point to the ith symbol in the constellation. The (I,
Q) point represents the demodulated I and Q components
of the received signal. This expression contains the likeli
hood of each of four symbols that contain a binary 0 in the
LRB in the numerator and the likelihood of each of the
four symbols that contain a binary 1 in the denominator.
The LLR as a function of the in-phase and quadrature
component as a function of the EjNo equal to 2, 6, and
lOdB is plotted in Figs. 4-6, respectively. Note that in each
case the LLR has been normalised so that the maximum
absolute value is equal to I in each of these plots.
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Visual inspection of the figure illustrating the LLR at an

EjNo of 10dB suggests that it can be approximated by a

series of eight planes. The value of 10dB is of particular
relevance because it is near the required EjNo to obtain a
bit error rate of IQ-U commonly required in practical coded
satellite systems. Note that the LLR for the given 8-PSK
constellation is symmetric about the first quadrant. TIus
results in the observation that the LLR is invariant with
respect to the absolute value function for both the in-phase
(1) and quadrature (Q) channels. Therefore by replacing I
and Q with their respective absolute values, the problem is
now one of evaluating one of two planar equations as a
function of I and Q. The two remaining planes are sym
metric about the line I = Q. Therefore if I > Q only one
planar equation at (I, Q) needs to be evaluated. If 1< Q the
planar equation is evaluated at (Q, l). The equation of the
LLR planar approximation (LLRP A) can be expressed as
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It is important to remember that these values, whether the
exact LLR or the LLR planar approximation, are the soft
decision metrics to be sent to the decoder. The performance
of the decoder does not depend on the absolute size of the
metrics. Thus any positive scaling factor that is convenient
can be chosen since multiplying all outputs by some con
stant has no effect on the performance of the decoder. This
translates into a freedom of choice for one of the two
values for a and {3. The other value is determined by the
ratio between a and {3. If one considers fixed point arithme
tic (integers) a = 29, and {3 = -70 preserves the ratio quite
well. Therefore the equation of the plane is given by
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An explicit evaluation of the LLR in real-time is very
undesirable in most practical systems due to the number of
complicated mathematical operations required. For this

LLRPA(I Q)
,

= max{29 x abs(I) -

70 x abs(Q)}
29 x abs(Q) - 70 x abs(I)

(4)
The evaluation of the LLRPA as a function of I and Q is
plotted in Fig. 7. Unlike the exact values for the LLR, the
planar approximation is not dependent on the EjNo.
Visually, the plot looks like an increasing good fit to the
LLR as the EjNo increases.

power in the noise term in Fig. 8b is used to compare to the
expected power in the output from the exact LLR. The
error power is given by the expected value of the squared
difference signal. The difference signal is given by
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DS(I, Q) = LLR(I, Q) - A[LLRPA(I, Q)]
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Log-likelihood ratio pkmar approximation.

Error power analysis

An error power analysis can be used to find the 'effective'
SNR degradation due to the use of the LLRPA as com
pared with the exact LLR. The approach finds the power
associated with the LLRPA and considers it as an addi
tional noise term. This noise is considered as an effective
increase in the channel noise as depicted in Fig. 8. This
analysis is an estimate since both the effect of the nonline
arity associated with LLR device and the fact that the noise
term associated with Fig. 8b (the LLRPA noise) is corre
lated to the channel noise are ignored. The LLRPA noise
in Fig. 8b is the error noise of the approximation. Although
this noise is i.i.d. and therefore white, it is not Gaussian.
However, since a decoder effectively adds and subtracts
many outputs, the intermediate values tend toward a Gaus
sian distribution giving a valid approximate error power
analysis.

The coefficient A is a scaling factor to find the best fit
between the LLR and the LLRPA. The best fit is defined
when the expected value of the squared value is minimised.
As mentioned in Section 2, a scaling factor on the LLRPA
does not effect the performance of the decoder. The coeffi
cient A is therefore omitted in any real system, though it is
important in an analysis of error power.
Once the difference signal DS(/, Q) is determined, the
expected value of the squared error is found as

=L
7

E[DS

2

]

P(Si)

t=O

JJpi(I, Q)DS (I, Q)dldQ
2

(7)
where peS;) is the probability that the ith signal was sent,
and p;(I, Q) is the probability density of receiving the point
(I, Q) given the ith signal constellation point was transmit
ted. If the assumption is made that the eight signals are
equally likely, owing to the symmetry of the 8-PSK constel
lation, this simplifies to

E[DS 2 ]

=

JJp(I, Q)DS (I, Q)dldQ
2

(8)

Here p(/, Q) is the probability density of receiving the point
(I, Q) given a particular symbol was transmitted. The
expected squared difference signal can then be related to
the expected squared signal or signal power (after the LLR
operation). This is essentially the expected squared output
(no approximation) which is given by

a

E[LLR 2 ] =

JJp(I, Q)LLR (I, Q)dIdQ
2

(9)

The ratio
AWGN
(LLRPA approx error)

(10)

b

is an estimate of the additional noise-to-signal ratio due to
the log likelihood ratio planar approximation. An estimate
of the overall signal-to-noise ratio is obtained by

S N Restimate =

1

- - - 1------;E""r-;O:Dc;;S""2j'

SN Rchannel

+ E[LLR2]

(11)

In dB, this corresponds to a reduction in SNR given by

S N Rdb, reduction = S N Rchannel ,db - S N Restimate,db
(12)

c

Fig.S

Channel model with LLRPA and effective model relative to pelforming true LLR computation

The relative size of the LLRPA noise term associated
with Fig. 8c is estimated by the relative size of the noise
term associated with Fig. 8b. In other words, the expected
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Example

Consider an E/No of 6.0dB as an operating point. We have
mentioned that a IOdB operating point of E/No is needed

for a coded satellite system to obtain a bit error rate of
10-6 . The reason that the 6.0dB example is given here is to
demonstrate that the LLRPA even can perform well at an
SNR lower than IOdB. Fig. 5 illustrates the LLR for this
SNR. The difference signal (DS) is the difference between
the normalised LLR and the planar approximation (with
the appropriate A). This is shown in Fig. 9. Fig. 10 is the
squared error signal. Fig. II is the probability density func
tion of the received signal for a given symbol transmitted at
Es/No of 6.0dB.
1.0

16-state convolutional code given in [3] as Co, and 8 bits of
quantisation on both I and Q. One simulation uses a LLR
look-up table, while the other simulation uses the LLRPA
equation. Both simulations use the same PN sequences for
both the information and the noise. The exact LLR look
up table performs better for all operating points (values of
channel SNR), but the difference (as measured in SNR
reduction for a given BER or SNR operating point) is
quite small. Fig. 12 illustrates the difference between the
SNR reductions computed theoretically, and those found
by simulation. The EJNu range in the simulation corre
sponds to a HER range of IO--{i and lower.
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The ratio of the expected squared difference signal and
the expected squared true LLR is an estimate of the addi
tional effective noise-to-signal ratio. For the example, the
estimated reduction in the signal-to-noise ratio due to the
log likelihood ratio planar approximation is calculated
numerically to be O.216dB. This is an estimate of the
degradation associated with the LLRPA. The accuracy of
the approximate degradation can be assessed through
simulation. A realistic simulation example uses the rate 1/4,

Implementation analysis

Although it is intuitive that a hardware realisation of the
LLRPA would be simpler than the exact LLR, in practice
the exact LLR is computed via a look-up table (LUT). As
such, an implementation analysis is really a comparison
between the hardware realisation of the LLRPA and a suf
ficient size memory based LUT to find the exact LLR. This
type of comparison is somewhat system dependent, and the
comparison presented here that is based strictly on an
approximate transistor count must be taken within the sys
tem context.
For example, in a demodulator/decoder that is realised
mostly with VLSI technology, corning off the device to an
external LUT and then back on the device has disadvan
tages in both the speed of external routing and the increase
of VLSI complexity owing to increased 1/0 requirements.
In this case, the number of transistors required for both
techniques in the context of the particular VLSI device is a
good comparison. Further, systems implemented with pro
grammable logic such as field programmable gate arrays
(FPGAs) tend to be constrained in the amount of memory
space available, making the LLRPA implementation
attractive. Alternatively, systems that are not fully realised
in VLSI circuitry may benefit from the potential simplicity
of a single memory device to perform the LLR LUT. The
benefits gained from the design maturity of memory tech
nology may outweigh a specific implementation of an algo
rithm such as the LLRPA.
A block diagram of the required processing for the
LLRPA is shown in Fig. 13. The block diagram indicates
that 8-bit data from an analogue-to-digital converter or
digital filter is first converted to its absolute value. The
resulting 7-bit magnitude values of I and Q are compared
to find the greatest value. If the magnitude of I is greater
than or equal to the magnitude of Q, the I data follow the
top leg of processing and the Q the bottom leg. If the mag

nitude of Q is greater than the magnitude of I this is
reversed. The appropriate values are then multiplied by
either 29 or 70 and are then subtracted. The result is then
divided by 256 to maintain only the six most significant
bits. The complexity of the LLRPA implementation can be
approximated through a rough estimation of the complexity in terms of gates for each of these functions. These gate
counts are then converted to an overall estimate of transistor count. The accuracy of the approximation is subject to
the goals of a particular system in terms of speed, power
consumption, or real estate. Further, the number representation presented by the upstream hardware and required by
the downstream hardware can also be relevant.
29 = 0011101

then the LLR of the right-most bit (middle bit) being a
binary a against being a 1 can be expressed as

L

LLR4 PSK(I, Q)

= In [ i~4 e-(Es/No)d~

(13)

i=2,6

which can be approximated by

LLRPA 4P S K = abs(I) - abs(Q)

(14)

We state without proof that error associated with this
approximation is less than that associated with CO. If the
set in question is the set {Sl, S3, S5, S7}, a 'rotationt' operation will need to be performed. That is, I and Q should
exchange positions in eqn. 14.
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Conclusions

It has been shown that the planar approximation to the

Q

70 = 1000110

Fig.13

ImplementationblockdiagramofLLRPA

First, in its worst case, the absolute value function
requires a magnitude compare, a select, and then an 8-bit
addition or subtraction, requiring a rough total of 200
gates. Secondly, the magnitude comparison and select
require about 80 gates. Next, the fixed multiplies can be
realised by shifts and adds resulting in about 250 gates. The
final substractor requires approximately 200 gates and the
divider chooses the six MSBs. Assuming an average of ten
transistors per gate, the total approximate transistor count
is 7300. For a rough comparison, the LUT table would
have a 28 x 28 = 65536 memory addresses. If each address
contains six bits to maintain good quantisation accuracy
this corresponds to a 65536 x 6 memory. A static random
access memory (SRAM) that used five transistors per cell
would require 1.97 x 106 transistors. This ignores the transistors required for column decoders, row decoders, and
read/write circuitry. These estimates indicate that the
LLRPA requires approximately 270 times fewer transistors
than the LUT. Also, the LLRPA computation can be
implemented in parallel to obtain an operating speed
increase. In this case, the number of transistors will increase
by the factor of the speed increase plus the gates required
to multiplex and demultiplex the I/O.
6
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LLR and the C1 code

Once the bottom code CO is decoded and re-encoded, the
re-encoded data is used to determine which of two 4-PSK
symbol sets is used for the remaining two bits. That is set
{SO, S2, S4, S6} or set {SI, S3, S5, S7} with re.spect t?
Fig. 3. Given one of these two sets, the least reliable bIt
(which is really the middle bit now) must also alternate
between a and I as the symbols are encountered moving
around the circumference of the circle. The data impressed
onto this symbol is from the CI code. For decoding purposes, the optimum signal metric is the log likelihood ratio
for this constellation. If we consider the set {SO, S2, S4, S6}

log-likelihood ratio in the least reliable bit of an 8PSK
modulation format is suitable for practical systems. The
approximation results in very little degradation in effecti~e
SNR as indicated by an approximate error power analySIS
and verified through simulation results at relevant operating points. The complexity of the LLRPA discussed as a
comparison between the implementation of LLRPA and
an equivalent memory based LUT evaluating the exact
LLR indicates that the LLRPA is practical for many systems.
Although appropriate for coded 8PSK, the orthogonality
of gray-coded QPSK and the single dimension of BPSK
make the calculation of the appropriate LLR metric simply
equivalent to either the value of I or Q. In these cases an
approximation is not necessary. For higher-ord.er P~K systems, a sirnilar approach for a planar approXllllatlOn Can
be taken. Although the decision device to determine the
multipliers for I and Q may be more complex, the required
size LUT for an exact LLR may get undesirably large. It is
uncertain whether there exist small integer multipliers that
will preserve a good approximation. Finally, due to the
complex decision regions it is unclear whether QAM modulation schemes could benefit from a similar approximation
technique.
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